Job was saved successfully.
Job was removed from Saved Jobs.

Job Details

Texas Instruments

Design Verification Engineer (220003TF_Dallas)

Architecture and Engineering




Dallas, Texas, United States

About TI
Texas Instruments Incorporated (TI) is a global semiconductor design and manufacturing company that develops analog ICs and embedded processors. By employing the world’s brightest minds, TI creates innovations that shape the future of technology. TI is helping about 100,000 customers transform the future, today. We’re committed to building a better future – from the responsible manufacturing of our semiconductors, to caring for our employees, to giving back inside our communities and developing great minds. Put your talent to work with us – change the world, love your job!

About the job
Design verification (DV) engineers are responsible for providing confidence that a semiconductor chip will meet all specifications in the data sheet, work robustly in the customer's system and be optimally manufacturable and testable, before the device goes to tapeout (mask / pattern generation). To do this, they run simulations to validate the device in various system/functional scenarios, break and overstress the device, prove that behavioral models are adequately cross-checked against the actual design, analyze complex circuit interactions (i.e. voltage domain crossing, floating nodes), etc.

DV engineers work closely across front-end and back-end teams to ensure full alignment before, during and after silicon production. You can think of DV as the auditor or quality assurance team for our designs and devices; this discipline is critical to verify device functionality, mitigating risk of qualification failures, customer returns and unplanned rework -- which all impact a business' ability to continue to sell and develop new products.

  • Responsible for Top level and Sub-system level modules verification in DLP’s DMD controller chips mainly used in consumer and commercial industries.
  • Understand the customer specification, architectures and partition based on functionality of various blocks.
  • Perform top level and subsystem level RTL verification.
  • Build the verification environment.
  • Create drivers, monitors and checkers.
  • Create random and direct verification test cases to cover all of corners and get the 100% functional coverage and code coverage with special waivers.
  • Support the post silicon integration

Minimum requirements

  • Masters degree in Electrical Engineering or related degree program
  • 2+ years of experience

Preferred qualifications:

  • VHDL/Verilog design languages.
  • Specman E and UVM System Verilog languages.
  • Perl, and Python script languages.

Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to race, color, religion, creed, disability, genetic information, national origin, gender, gender identity and expression, age, sexual orientation, marital status, veteran status, or any other characteristic protected by federal, state, or local laws.

If you are interested in this position, please apply to this requisition.